


REVISIONS																				
LTR	DESCRIPTION											DATE (YR-MO-DA)				APPROVED				
A	Add device type 02. Add package Y. Correct table I, I <sub>CC</sub> . Editorial changes throughout.											92-01-16				Monica Poelking				
B	Changes in accordance with NOR 5962-R058-94											93-12-02				Tim Noh				
C	Changes in accordance with NOR 5962-R025-95											94-11-15				Thomas M. Hess				
D	Add device 03. Editorial changes throughout.											95-09-26				Monica Poelking				

## 1. SCOPE

1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part or Identifying Number (PIN). The complete PIN shall be as shown in the following example:



1.2.1 Device type(s). The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function	Frequency
01	82380	32-bit DMA controller with integrated system support peripherals	16 MHz
02	82380	32-bit DMA controller with integrated system support peripherals	20 MHz
03	82380	32-bit DMA controller with integrated system support peripherals	25 MHz

1.2.2 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	Terminals	Package style
Y	See figure 1	164	Leaded chip carrier leads
Z	CMGA6-P132	132	Pin grid array package

1.2.3 Lead finish. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein). Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

1.3 Absolute maximum ratings.

Storage temperature range	-65° C to +150° C
Voltage on any pin with respect to ground	-0.5 V dc to +6.5 V dc
Power dissipation ( $P_D$ )	2.0 W
Lead temperature (soldering, 10 seconds)	+300° C
Thermal resistance, junction-to-case ( $\Theta_{JC}$ ):	
Case Z	See MIL-STD-1835
Case Y	+8° C/W
Junction temperature ( $T_J$ )	+175° C

1.4 Recommended operating conditions.

Case operating temperature range ( $T_C$ )	-55° C to +125° C
Supply voltage range ( $V_{CC}$ )	+4.75 V dc to +5.25 V dc

## 2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and bulletin. Unless otherwise specified, the following specification, standards, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

### SPECIFICATION

#### MILITARY

MIL-I-38535 - Integrated Circuits (Microcircuits) Manufacturing, General Specification for.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-89593
		REVISION LEVEL D	SHEET 2

## STANDARDS

### MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.  
MIL-STD-1835 - Microcircuit Case Outlines.

### BULLETIN

### MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

(Copies of the specification, standards, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

### 3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-I-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-I-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-I-38535 is required to identify when the QML flow option is used.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) and herein.

3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.2 herein and figure 1.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.

3.2.3 Functional block diagram. The functional block diagram shall be as specified on figure 3.

3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full (case or ambient) operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.6 herein).

3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.

3.7 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DESC-EC shall be required in accordance with MIL-STD-883 (see 3.1 herein).

3.9 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		<b>5962-89593</b>
		REVISION LEVEL <b>D</b>	SHEET <b>3</b>

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions -55°C ≤ T <sub>C</sub> ≤ +125°C unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Input low voltage	V <sub>IL</sub>		1,2,3	All	-0.3 1/	0.8	V
Input high voltage	V <sub>IH</sub>		1,2,3		2.0	1/ V <sub>CC</sub> +0.3	V
CLK2 input low voltage	V <sub>ILC</sub>		1,2,3		-0.3 1/	0.8	V
CLK2 input high voltage	V <sub>IHC</sub>		1,2,3		V <sub>CC</sub> - 0.8	V <sub>CC</sub> +0.3 1/	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 4 mA: A <sub>2</sub> -A <sub>31</sub> , D <sub>0</sub> -D <sub>31</sub> , I <sub>OL</sub> = 5 mA: all others	1,2,3			0.45	V
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1 mA: A <sub>2</sub> -A <sub>31</sub> , D <sub>0</sub> -D <sub>31</sub> , I <sub>OH</sub> = -0.9 mA: all others	1,2,3		2.4		V
Input leakage current	I <sub>LI</sub>	All inputs except: <u>IRQ11</u> - <u>IRQ23</u> , EOP, TOUT2/IRQ3 DREQ4, 0 < V <sub>IN</sub> < V <sub>CC</sub>	1,2,3		-15	+15	μA
Input leakage current	I <sub>LI1</sub>	Inputs: <u>IRQ11</u> - <u>IRQ23</u> EOP, TOUT2/IRQ3, DREQ4 0 < V <sub>IN</sub> < V <sub>CC</sub> 2/	1,2,3			-325	μA
Output leakage current	I <sub>LO</sub>	0 < V <sub>OUT</sub> < V <sub>CC</sub>	1,2,3		-15	+15	μA
Supply current	I <sub>CC</sub>	CLK2 = 32 MHz	1,2,3	01		240	mA
		3/ CLK2 = 40 MHz		02		248	
		3/ CLK2 = 50 Mhz		03		375	
Input capacitance	C <sub>I</sub>	f = 1 MHz See 4.3.1c	4	All		12	pF
CLK2 input capacitance	C <sub>CLK</sub>		4	All		20	pF
Functional tests		4.75 V ≤ V <sub>CC</sub> ≤ 5.25 V See 4.3.1d	7,8	All			

See footnotes at end of table.

STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

REVISION LEVEL  
D

5962-89593

SHEET  
**4**

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C ≤ T <sub>C</sub> ≤ +125°C V <sub>CC</sub> = 5 V ±5% unless otherwise specified	Group A subgroups	Device types	Limits		Unit
					Min	Max	
Operating frequency	f <sub>MAX</sub>	See figure 4	9,10,11	01	4	16	MHz
				02	4	20	
CLK2 period time	t <sub>1</sub>		9,10,11	01	31.25	125	ns
				02	25	125	
				03	20	125	
CLK2 high time	t <sub>2a</sub>	Measured at 2.0 V See figure 4	9,10,11	01	9		ns
				02	8		
				03	7		
CLK2 high time <u>1/</u>	t <sub>2b</sub>	Measured at V <sub>CC</sub> -0.8 V See figure 4	9,10,11	01	5		ns
				02	5		
				03	4		
CLK2 low time	t <sub>3a</sub>	Measured at 2.0 V See figure 4	9,10,11	01	9		ns
				02	8		
				03	7		
CLK2 low time <u>1/</u>	t <sub>3b</sub>	Measured at 0.8 V See figure 4	9,10,11	01	7		ns
				02	6		
				03	4		
CLK2 fall time <u>1/</u>	t <sub>4</sub>	Measured from V <sub>CC</sub> -0.8 V to 0.8 V, see figure 4	9,10,11	01		8	ns
				02		8	
				03		7	
CLK2 rise time <u>1/</u>	t <sub>5</sub>	Measured from 0.8 V to V <sub>CC</sub> -0.8 V, see figure 4	9,10,11	01		8	ns
				02		8	
				03		7	
A <sub>2</sub> -A <sub>31</sub> , $\overline{BE_0}$ - $\overline{BE_3}$ , EDACK <sub>0</sub> -EDACK <sub>2</sub> valid delay	t <sub>6</sub>	See figure 4	9,10,11	01	4	36	ns
				02	4	30	
				03	4	20	
A <sub>2</sub> -A <sub>31</sub> , $\overline{BE_0}$ - $\overline{BE_3}$ , float delay <u>1/</u>	t <sub>7</sub>		9,10,11	01	4	40	ns
				02	4	32	
A <sub>2</sub> -A <sub>31</sub> , $\overline{BE_0}$ - $\overline{BE_3}$ , setup times	t <sub>8</sub>		9,10,11	All	6		ns
A <sub>2</sub> -A <sub>31</sub> , $\overline{BE_0}$ - $\overline{BE_3}$ , hold time	t <sub>9</sub>		9,10,11	All	4		ns
W/ $\overline{R}$ , M/ $\overline{IO}$ , D/ $\overline{C}$ valid delay	t <sub>10</sub>		9,10,11	01	6	33	ns
				02	6	28	
				03	4	20	
W/ $\overline{R}$ , M/ $\overline{IO}$ , D/ $\overline{C}$ float <u>1/</u> delay	t <sub>11</sub>		9,10,11	01	4	35	ns
				02	4	30	
				03	4	29	
W/ $\overline{R}$ , M/ $\overline{IO}$ , D/ $\overline{C}$ setup	t <sub>12</sub>		9,10,11	All	6		ns

See footnotes at end of table.

STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

5962-89593

REVISION LEVEL  
D

SHEET  
**5**

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C ≤ T <sub>C</sub> ≤ +125°C V <sub>CC</sub> = 5 V ±5% unless otherwise specified	Group A subgroups	Device types	Limits		Unit
					Min	Max	
W/ $\overline{R}$ , M/ $\overline{IO}$ , D/ $\overline{C}$ hold time	t <sub>13</sub>	See figure 4	9,10,11	All	4		ns
$\overline{ADS}$ valid delay	t <sub>14</sub>		9,10,11	01	6	33	ns
				02	6	28	
				03	4	19	
$\overline{ADS}$ float delay 1/	t <sub>15</sub>		9,10,11	01	4	35	ns
				02	4	30	
				03	4	29	
ADS setup time	t <sub>16</sub>		9,10,11	01	21		ns
				02	15		
				03	12		
$\overline{ADS}$ hold time	t <sub>17</sub>		9,10,11	All	4		ns
Slave mode D <sub>0</sub> -D <sub>31</sub> read	t <sub>18</sub>		9,10,11	01	3	46	ns
				02	4	46	
				03	4	31	
Slave mode D <sub>0</sub> -D <sub>31</sub> read float delay 1/	t <sub>19</sub>		9,10,11	01	6	35	ns
				02	6	29	
				03	6	21	
Slave mode D <sub>0</sub> -D <sub>31</sub> write setup time	t <sub>20</sub>		9,10,11	01	31		ns
				02	29		
				03	20		
Slave mode D <sub>0</sub> -D <sub>31</sub> write hold time	t <sub>21</sub>	9,10,11	01	26		ns	
			02	26			
			03	20			
Master mode D <sub>0</sub> -D <sub>31</sub> write valid delay	t <sub>22</sub>	9,10,11	01	4	48	ns	
			02	4	38		
			03	6	27		
Master mode D <sub>0</sub> -D <sub>31</sub> write float delay 1/	t <sub>23</sub>	9,10,11	01	4	35	ns	
			02	4	27		
			03	4	19		
Master mode D <sub>0</sub> -D <sub>31</sub> read setup time	t <sub>24</sub>	9,10,11	01	11		ns	
			02	11			
			03	7			
Master mode D <sub>0</sub> -D <sub>31</sub> read hold time	t <sub>25</sub>	9,10,11	01	6		ns	
			02	6			
			03	4			
$\overline{READY}$ setup time	t <sub>26</sub>	9,10,11	01	21		ns	
			02	12			
			03	9			
$\overline{READY}$ hold time	t <sub>27</sub>	9,10,11	All	4		ns	
WSC0-WSC1 setup time	t <sub>28</sub>	9,10,11	All	6		ns	

See footnotes at end of table.

STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

REVISION LEVEL  
D

5962-89593

SHEET  
**6**

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C ≤ T <sub>C</sub> ≤ +125°C V <sub>CC</sub> = 5 V ±5% unless otherwise specified	Group A subgroups	Device types	Limits		Unit
					Min	Max	
WSC0-WSC1 hold time	t <sub>29</sub>	See figure 4	9,10,11	01	21		ns
				02	21		
				03	15		
RESET hold time	t <sub>30</sub>		9,10,11	01	4		ns
				02	4		
				03	4		
RESET setup time	t <sub>31</sub>		9,10,11	01	13		ns
				02	12		
				03	9		
$\overline{\text{READY0}}$ valid delay	t <sub>32</sub>		9,10,11	01	4	31	ns
				02	4	28	
				03	3	21	
CPU reset delay	t <sub>33</sub>		9,10,11	01	2	18	ns
				02	2	16	
				03	2	14	
Hold delay	t <sub>34</sub>		9,10,11	01	5	33	ns
				02	5	30	
				03	4	22	
HLDA setup time	t <sub>35</sub>		9,10,11	01	21		ns
				02	17		
				03	17		
HLDA hold time	t <sub>36</sub>		9,10,11	01	6		ns
				02	6		
				03	4		
$\overline{\text{EOP}}$ setup time	t <sub>37a</sub>		9,10,11	01	21		ns
				02	17		
				03	13		
$\overline{\text{EOP}}$ hold time	t <sub>38a</sub>		9,10,11	All	4		ns
$\overline{\text{EOP}}$ setup time	t <sub>37b</sub>		9,10,11	01	11		ns
				02	11		
				03	10		
$\overline{\text{EOP}}$ hold time	t <sub>38b</sub>		9,10,11	01	11		ns
				02	11		
				03	10		
$\overline{\text{EOP}}$ valid delay	t <sub>39</sub>		9,10,11	01	5	38	ns
				02	5	30	
				03	4	21	
$\overline{\text{EOP}}$ float delay <u>1/</u>	t <sub>40</sub>		9,10,11	01	5	40	ns
				02	5	32	
				03	4	21	

See footnotes at end of table.

STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

5962-89593

REVISION LEVEL  
D

SHEET  
7

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions $-55^{\circ}\text{C} \leq T_C \leq +125^{\circ}\text{C}$ $V_{CC} = 5\text{ V} \pm 5\%$ unless otherwise specified	Group A subgroups	Device types	Limits		Unit
					Min	Max	
DREQ setup time	$t_{41a}$	Synchronous See figure 4	9,10,11	01	21		ns
				02	19		
				03	17		
DREQ hold time	$t_{42a}$		9,10,11	All	4		ns
DREQ setup time	$t_{41b}$		9,10,11	01	11		ns
				02	11		
				03	4		
DREQ hold time	$t_{42b}$		9,10,11	01	11		ns
				02	11		
				03	10		
INT valid delay	$t_{43}$	See figure 4	9,10,11	All		500	ns
$\overline{\text{NA}}$ setup time	$t_{44}$	See figure 4	9,10,11	01	11		ns
				02	10		
				03	7		
$\overline{\text{NA}}$ hold time	$t_{45}$		9,10,11	01	15		ns
				02	15		
				03	8		
CLKIN frequency	$t_{46}$		9,10,11	All	$\frac{1}{0}$	10	MHz
CLKIN high time	$t_{47}$	Measured at 2.0 V See figure 4	9,10,11	All	30		ns
CLKIN low time	$t_{48}$	Measured at 0.8 V See figure 4	9,10,11	All	50		ns
CLKIN rise time $\frac{1}{}$	$t_{49}$	Measured from 0.8 V to $V_{CC}$ -0.8 V, see figure 4	9,10,11	All		10	ns
CLKIN fall time $\frac{1}{}$	$t_{50}$	Measured from $V_{CC}$ -0.8 V to 0.8 V	9,10,11	All		10	ns
TOUT1/ $\overline{\text{REF}}$ valid from CLK2	$t_{51}$	See figure 4 $\frac{4}{}$	9,10,11	01	4	36	ns
				02	4	30	
				03	4	20	
TOUT1/ $\overline{\text{REF}}$ valid from CLKIN	$t_{52}$		9,10,11	01	3	93	ns
				02	3	93	
				03	3	90	
$\overline{\text{TOUT2}}$ valid delay	$t_{53}$		9,10,11	01	3	93	ns
				02	3	93	
				03	3	90	
$\overline{\text{TOUT2}}$ float delay	$t_{54}$		9,10,11	01	3	40	ns
				02	3	40	
				03	3	37	
$\overline{\text{TOUT3}}$ valid delay	$t_{55}$		9,10,11	01	3	93	ns
				02	3	93	
				03	3	90	

See footnotes at end of table.

STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

REVISION LEVEL  
**D**

5962-89593

SHEET  
**8**



TABLE I. Electrical performance characteristics - Continued.

- 1/ Guaranteed to the limit specified herein, if not tested.
- 2/ These pins should not be left floating.
- 3/  $I_{CC}$  is specified with inputs driven to CMOS levels, and outputs driving CMOS loads.  $I_{CC}$  may be higher if inputs are driven to TTL levels, or if outputs are driving TTL loads.
- 4/ All outputs loaded to 50 pf.

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444</b>	<b>SIZE A</b>		<b>5962-89593</b>
		<b>REVISION LEVEL D</b>	<b>SHEET 9</b>

# Case Y




FIGURE 1. Case outline.

STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444


SIZE  
**A**

5962-89593

REVISION LEVEL  
D

SHEET  
**10**

# Case Y



Symbol	Inches		Millimeters	
	Min	Max	Min	Max
A	.088	.115	2.23	2.92
A <sub>1</sub>	.078	.094	1.98	2.39
A <sub>2</sub>	.006	.012	0.15	0.30
B	.007	.010	0.18	0.25
C	.004	.006	0.10	0.15
D	2.480	2.520	63.00	64.01
D <sub>1</sub>	1.120	1.140	28.45	28.96
D <sub>2</sub>	1.00 BASIC		25.40 BASIC	
D <sub>3</sub>	.500 BASIC		12.70 BASIC	
e <sub>1</sub>	.023	.027	0.58	0.69
H	1.150 BASIC		29.21 BASIC	
H <sub>1</sub>	2.30 BASIC		58.42 BASIC	
H <sub>2</sub>	.650 BASIC		16.51 BASIC	
L	.365	.395	9.27	10.03
N	164 TERMINALS			
S	.060	.080	1.52	2.03
S <sub>1</sub>	.060	.076	1.52	1.93

## NOTES:

1. Dimensions are in inches.
2. Metric equivalents are given for general information only.
3. Symbols B and C dimensions shall be increased by .002 inch when solder coat is added.

FIGURE 1. Case outline - Continued.

STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

5962-89593

REVISION LEVEL  
D

SHEET  
11

Case Y

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
1	A <sub>4</sub>	28	A <sub>22</sub>	55	D <sub>13</sub>	82	D <sub>1</sub>
2	V <sub>CC</sub>	29	V <sub>SS</sub>	56	D <sub>5</sub>	83	D <sub>24</sub>
3	V <sub>SS</sub>	30	V <sub>CC</sub>	57	D <sub>28</sub>	84	D <sub>16</sub>
4	A <sub>5</sub>	31	A <sub>23</sub>	58	D <sub>20</sub>	85	D <sub>8</sub>
5	A <sub>6</sub>	32	A <sub>24</sub>	59	D <sub>12</sub>	86	D <sub>0</sub>
6	A <sub>7</sub>	33	A <sub>25</sub>	60	V <sub>CC</sub>	87	V <sub>SS</sub>
7	A <sub>8</sub>	34	A <sub>26</sub>	61	V <sub>SS</sub>	88	V <sub>CC</sub>
8	A <sub>9</sub>	35	A <sub>27</sub>	62	NC	89	READY $\bar{0}$
9	V <sub>CC</sub>	36	A <sub>28</sub>	63	NC	90	TOUT1/REF
10	V <sub>SS</sub>	37	A <sub>29</sub>	64	V <sub>CC</sub>	91	HOLD
11	A <sub>10</sub>	38	A <sub>30</sub>	65	D <sub>4</sub>	92	M/ $\bar{T}O$
12	A <sub>11</sub>	39	A <sub>31</sub>	66	D <sub>27</sub>	93	V <sub>SS</sub>
13	A <sub>12</sub>	40	NC	67	D <sub>19</sub>	94	V <sub>CC</sub>
14	A <sub>13</sub>	41	D <sub>31</sub>	68	D <sub>11</sub>	95	NC
15	V <sub>CC</sub>	42	D <sub>23</sub>	69	D <sub>3</sub>	96	NC
16	V <sub>SS</sub>	43	D <sub>15</sub>	70	D <sub>26</sub>	97	W/R
17	A <sub>14</sub>	44	D <sub>7</sub>	71	D <sub>18</sub>	98	D/ $\bar{C}$
18	A <sub>15</sub>	45	D <sub>30</sub>	72	D <sub>10</sub>	99	TOUT $\bar{3}$
19	A <sub>16</sub>	46	V <sub>SS</sub>	73	D <sub>2</sub>	100	TOUT2/TRQ $\bar{3}$
20	A <sub>17</sub>	47	V <sub>CC</sub>	74	V <sub>SS</sub>	101	CPURST
21	NC	48	D <sub>22</sub>	75	V <sub>CC</sub>	102	NC
22	NC	49	D <sub>14</sub>	76	D <sub>25</sub>	103	V <sub>CC</sub>
23	V <sub>CC</sub>	50	D <sub>6</sub>	77	D <sub>17</sub>	104	V <sub>SS</sub>
24	A <sub>18</sub>	51	V <sub>SS</sub>	78	D <sub>9</sub>	105	V <sub>CC</sub>
25	A <sub>19</sub>	52	V <sub>CC</sub>	79	V <sub>SS</sub>	106	NC
26	A <sub>20</sub>	53	D <sub>29</sub>	80	CLK2	107	V <sub>SS</sub>
27	A <sub>21</sub>	54	D <sub>21</sub>	81	V <sub>SS</sub>	108	V <sub>CC</sub>

FIGURE 2. Terminal connections.

STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

5962-89593

REVISION LEVEL  
D

SHEET  
12

## Case Y

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
109	READY	123	TRQ18	137	NA	151	EDACK1
110	RESET	124	TRQ19	138	DREQ6	152	EDACK2
111	WSC1	125	TRQ20	139	DREQ7	153	V <sub>CC</sub>
112	WSC0	126	TRQ2	140	V <sub>CC</sub>	154	V <sub>SS</sub>
113	V <sub>SS</sub>	127	TRQ2	141	V <sub>SS</sub>	155	EOP
114	CLKIN	128	TRQ2	142	NC	156	ADS
115	V <sub>CC</sub>	129	V <sub>CC</sub>	143	NC	157	BE <sub>0</sub>
116	TRQ11	130	V <sub>SS</sub>	144	NC	158	BE <sub>1</sub>
117	TRQ12	131	DREQ0	145	NC	159	BE <sub>2</sub>
118	TRQ13	132	DREQ1	146	HLDA	160	BE <sub>3</sub>
119	TRQ14	133	DREQ2	147	INT	161	V <sub>CC</sub>
120	TRQ15	134	DREQ3	148	NC	162	V <sub>SS</sub>
121	TRQ16	135	DREQ4/TRQ9	149	NC	163	A <sub>2</sub>
122	TRQ17	136	DREQ5	150	EDACK0	164	A <sub>3</sub>

FIGURE 2. Terminal connections - Continued.

STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

5962-89593

REVISION LEVEL  
D

SHEET  
13

## Case Z

Pin/signal		Pin/signal		Pin/signal		Pin/signal	
A7	A <sub>31</sub>	A8	D <sub>31</sub>	P12	V <sub>CC</sub>	L14	V <sub>SS</sub>
C7	A <sub>30</sub>	B9	D <sub>30</sub>	M14	V <sub>CC</sub>	A1	V <sub>SS</sub>
B7	A <sub>29</sub>	A11	D <sub>29</sub>	P1	V <sub>CC</sub>	P13	V <sub>SS</sub>
A6	A <sub>28</sub>	C11	D <sub>28</sub>	P2	V <sub>CC</sub>	N1	V <sub>SS</sub>
B6	A <sub>27</sub>	D12	D <sub>27</sub>	P14	V <sub>CC</sub>	N2	V <sub>SS</sub>
C6	A <sub>26</sub>	E13	D <sub>26</sub>	D1	V <sub>CC</sub>	C1	V <sub>SS</sub>
A5	A <sub>25</sub>	F14	D <sub>25</sub>	C14	V <sub>CC</sub>	A3	V <sub>SS</sub>
B5	A <sub>24</sub>	J13	D <sub>24</sub>	B1	V <sub>CC</sub>	B14	V <sub>SS</sub>
C5	A <sub>23</sub>	B8	D <sub>23</sub>	A2	V <sub>CC</sub>	A13	V <sub>SS</sub>
B4	A <sub>22</sub>	C9	D <sub>22</sub>	A4	V <sub>CC</sub>	N14	V <sub>SS</sub>
B3	A <sub>21</sub>	B11	D <sub>21</sub>	A12	V <sub>CC</sub>	P6	IRQ23
C4	A <sub>20</sub>	B13	D <sub>20</sub>	A14	V <sub>CC</sub>	N6	IRQ22
B2	A <sub>19</sub>	D13	D <sub>19</sub>	G14	CLK2	M7	IRQ21
C3	A <sub>18</sub>	E14	D <sub>18</sub>	L12	D/ $\overline{C}$	N7	IRQ20
C2	A <sub>17</sub>	G12	D <sub>17</sub>	K12	W/ $\overline{R}$	P7	IRQ19
D3	A <sub>16</sub>	H13	D <sub>16</sub>	L13	M/ $\overline{T}$ O	P8	IRQ18
D2	A <sub>15</sub>	C8	D <sub>15</sub>	K2	ADS	M8	IRQ17
E3	A <sub>14</sub>	A10	D <sub>14</sub>	N4	$\overline{N}$ A	N8	IRQ16
E2	A <sub>13</sub>	C10	D <sub>13</sub>	J12	HOLD	P9	IRQ15
E1	A <sub>12</sub>	C12	D <sub>12</sub>	M3	HLDA	N9	IRQ14
F3	A <sub>11</sub>	D14	D <sub>11</sub>	M6	DREQ0	M9	IRQ13
F2	A <sub>10</sub>	F12	D <sub>10</sub>	P5	DREQ1	N10	IRQ12
F1	A <sub>9</sub>	G13	D <sub>9</sub>	N5	DREQ2	P10	IRQ11
G1	A <sub>8</sub>	K14	D <sub>8</sub>	P4	DREQ3	M2	INT
G2	A <sub>7</sub>	A9	D <sub>7</sub>	M5	DREQ4/TRQ $\overline{9}$	N11	CLKIN
G3	A <sub>6</sub>	B10	D <sub>6</sub>	P3	DREQ5	K13	TOUT1/REF
H1	A <sub>5</sub>	B12	D <sub>5</sub>	M4	DREQ6	N13	TOUT2/TRQ3
H2	A <sub>4</sub>	C13	D <sub>4</sub>	N3	DREQ7	M13	TOUT3
J1	A <sub>3</sub>	E12	D <sub>3</sub>	K3	EOP	M11	READY
H3	A <sub>2</sub>	F13	D <sub>2</sub>	L3	EDACK0	H12	READY $\overline{0}$
J2	BE <sub>3</sub>	H14	D <sub>1</sub>	M1	EDACK1	P11	WSC0
J3	BE <sub>2</sub>	J14	D <sub>0</sub>	L2	EDACK2	M10	WSC1
K1	BE <sub>1</sub>	N12	RESET				
L1	BE <sub>0</sub>	M12	CPURST				

FIGURE 2. Terminal connections - Continued.

STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

5962-89593

REVISION LEVEL  
D

SHEET  
**14**




FIGURE 3. Functional block diagram.


STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**


5962-89593

REVISION LEVEL  
D

SHEET  
15



AC TEST CIRCUIT



CLK2 TIMING

NOTE: All ac timings are tested at 1.5 V threshold, unless otherwise specified.

FIGURE 4. AC test circuit and timing waveforms.

STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444


SIZE  
**A**

5962-89593

REVISION LEVEL  
D

SHEET  
**16**





#### LEGEND:

- A - Maximum output delay specification.
- B - Minimum output delay specification.
- C - Minimum input setup specification.
- D - Minimum input hold specification.

#### NOTES:

1. Input waveforms have  $t_r \leq 2$  ns from 0.8 V to 2 V.
2. Under rated loading (120 pF): output  $t_r$ ,  $t_f$  is typically  $\leq 4$  ns from 0.8 V to 2 V.
3. All timing measurements are tested at 1.5 V, unless otherwise specified.

Drive levels and measurements points for ac specification.

FIGURE 4. AC test circuit and timing waveforms - Continued.


STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

5962-89593

REVISION LEVEL  
D

SHEET  
17



NOTE: All timing measurements are tested at 1.5 V, unless otherwise specified.

FIGURE 4. AC test circuit and timing waveforms - Continued.


STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

5962-89593

REVISION LEVEL  
D

SHEET  
18



NOTE: All timing measurements are tested at 1.5 V, unless otherwise specified.

FIGURE 4. AC test circuit and timing waveforms - Continued.


STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

5962-89593

REVISION LEVEL  
D

SHEET  
19



TIMER OUTPUT DELAYS

NOTE: All timing measurements are tested at 1.5 V, unless otherwise specified.

FIGURE 4. AC test circuit and timing waveforms - Continued.


STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

5962-89593

REVISION LEVEL  
D

SHEET  
20



NOTE: All timing measurements are tested at 1.5 V, unless otherwise specified.

FIGURE 4. AC test circuit and timing waveforms - Continued.


STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

5962-89593

REVISION LEVEL  
D

SHEET  
21



NOTE: All timing measurements are tested at 1.5 V, unless otherwise specified.

FIGURE 4. AC test circuit and timing waveforms - Continued.

STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

5962-89593

REVISION LEVEL  
D

SHEET  
22

#### 4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein).

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

a. Burn-in test, method 1015 of MIL-STD-883.

(1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.

(2)  $T_A = +125^\circ\text{C}$ , minimum.

b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 7*, 8, 9, 10, 11
Group A test requirements (method 5005)	1*, 2, 3, 7*, 8, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	2, 8a, 10

\* PDA applies to subgroup 1.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

##### 4.3.1 Group A inspection.

a. Tests shall be as specified in table II herein.

b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.

c. Subgroup 4 ( $C_{IN}$  and  $C_{CLK}$  measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance.

d. Subgroups 7 and 8 shall include verification of the functionality of the device. These tests form a part of the manufacturer's test tape and shall be maintained and available from the approved source of supply.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		<b>5962-89593</b>
		REVISION LEVEL D	SHEET <b>23</b>

#### 4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - (2)  $T_A = +125^\circ\text{C}$ , minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

### 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein).

### 6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

6.4 Record of users. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.

6.5 Comments. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-5377.

6.6 Approved sources of supply. Approved sources of supply are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

6.7 Pin descriptions.

Pin name	I/O	Description
$A_0$ - $A_{31}$	I/O	Address bus. This is the 32-bit address bus. The addresses are doubleword memory and I/O addresses. These are three-state signals which are active only during master mode. The address lines should be connected directly to the CPU's local bus.
$D_0$ - $D_{31}$	I/O	Data bus. This is the 32-bit data bus. These pins are active outputs during interrupt acknowledges, during slave accesses, and when the device is in the master mode.
CLK2	I	Processor clock. This pin must be connected to CLK2. The device monitors the phase of this clock in order to remain synchronized with the CPU. This clock drives all of the internal synchronous circuitry.
$D/\overline{C}$	I/O	Data/control. $D/\overline{C}$ is used to distinguish between CPU control cycles and DMA or CPU data access cycles. It is active as an output only in the master mode.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-89593
		REVISION LEVEL D	SHEET 24



Pin name	I/O	Description - Continued.
$\overline{BE}_0$	I/O	Byte enable 0. $\overline{BE}_0$ active indicates that data bits D <sub>0</sub> -D <sub>7</sub> are being accessed or are valid. It is connected directly to the CPU's $\overline{BE}_0$ . The byte enable signals are active outputs when the device is in the master mode.
$\overline{BE}_1$	I/O	Byte enable 1. $\overline{BE}_1$ active indicates that data bits D <sub>8</sub> -D <sub>15</sub> are being accessed or are valid. It is connected directly to the CPU's $\overline{BE}_1$ . The byte enable signals are active only when the device is in the master mode.
$\overline{BE}_2$	I/O	Byte enable 2. $\overline{BE}_2$ active indicates that data bits D <sub>16</sub> -D <sub>23</sub> are being accessed or are valid. It is connected directly to the CPU's $\overline{BE}_2$ . The byte enable signals are active only when the device is in the master mode.
$\overline{BE}_3$	I/O	Byte enable 3. $\overline{BE}_3$ active indicates that data bits D <sub>24</sub> -D <sub>31</sub> are being accessed or are valid. The byte enable signals are active only when the device is in the master mode. This pin should be connected directly to the CPU's $\overline{BE}_3$ . This pin is used for factory testing and must be low during reset. The CPU drives $\overline{BE}_3$ low during reset.
HOLD	0	Hold request. This is an active-high signal to the CPU to request control of the system bus. When control is granted, the CPU activates the hold acknowledge signal (HLDA).
HLDA	I	Hold acknowledge. This input signals tells the DMA controller that the CPU has relinquished control of the system bus to the DMA controller.

STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

5962-89593

REVISION LEVEL  
D

SHEET  
25

## STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN

DATE: 95-09-26

Approved sources of supply for SMD 5962-89593 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 during the next revision. MIL-BUL-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-EC. This bulletin is superseded by the next dated revision of MIL-BUL-103.

Standardized military drawing PIN	Vendor CAGE number	Vendor similar PIN <u>1/</u>
5962-8959301YX	34649	MQ82380-16/Q
5962-8959301ZX	34649	MG82380-16/Q
5962-8959302YX	34649	MQ82380-20/Q
5962-8959302ZX	34649	MG82380-20/Q
5962-8959303YX	34649	MQ82380-25/Q
5962-8959303ZX	34649	MG82380-25/Q

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE  
number

34649

Vendor name  
and address

Intel Corporation  
3065 Bowers Ave.  
Santa Clara, CA 95051  
Point of contact: 5800 W. Chandler Blvd.  
Chandler, AZ 85226

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.